

Europäisches Patentamt

European Patent Office

Office européen des brevets



EP 0702239 A3

(12)

## **EUROPEAN PATENT APPLICATION**

- (88) Date of publication A3: 03.04.1996 Bulletin 1996/14
- (43) Date of publication A2: 20.03.1996 Bulletin 1996/12
- (21) Application number: 95305859.1
- (22) Date of filing: 22.08.1995

(51) Int Cl.6: **G01R 31/3173**, G01R 31/3185, G06F 11/24, G06F 11/267

- (84) Designated Contracting States: **DE FR GB IT**
- (30) Priority: 01.09.1994 GB 9417602
- (71) Applicant: SGS-THOMSON MICROELECTRONICS LTD. Bristol BS12 4SQ (GB)


(72) Inventor: Warren, Robert Bristol, Avon (GB)

(11)

(74) Representative: Driver, Virginia Rozanne et al Page White & Farrer 54 Doughty Street London WC1N 2LS (GB)

## (54) A controller for implementing scan testing

(57) A test access port controller is provided for implementing scan testing with a chain of scan latches on an integrated circuit. The test access port controller can implement a structural test or a performance test. Selection between the two types of test is achieved through logic circuitry of the test access port controller. An integrated circuit and a test system are also provided.



EP 0 702 239 /



## EUROPEAN SEARCH REPORT

Application Number EP 95 30 5859

Category	Citation of document with i	adication, where appropriate,	Relevant to claim	CLASSIFICATION OF THE
X	PROCEEDINGS OF THE IEEE 1992 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 3 May 1992, BOSTON, MA, USA pages 13.2.1 - 13.2.4, XP000340902 H. CHANG ET AL. 'Delay Test Techniques for Boundary Scan based Architectures' * page 13.2.1 - page 13.2.3, right column, line 26; figures 1-9 *		1,9	G01R31/3173 G01R31/3185 G06F11/24 G06F11/267
A	JOURNAL OF ELECTRONIC TESTING: THEORY AND APPLICATIONS, vol.2, no.1, March 1991, DORDRECHT, NL pages 27 - 42, XPO00214732 C.M. MAUNDER E AL. 'An Introduction to the Boundary Scan Standard: ANSI/IEEE Std 1149.1' * the whole document *			
A	EP-A-O 402 134 (TEXAS INSTRUMENTS INCORPORATED) * the whole document *		1-8	TECHNICAL FIELDS SEARCHED (Int. Cl. 6)
x			9	G06F
<b>A</b> :	AT&T TECHNICAL JOURNAL, vol.73, no.2, March 1994, NEW YORK, USA pages 30 - 39, XP000445588 V.D. AGRAWAL ET AL. 'Built-In Self-Test for Digital Integrated Circuits' * page 34, right column, line 9 - page 35, left column, line 24; figures 1,2 *		9	·
	The present search report has b	cen drawn up for all claims		
	Place of search THE HAGUE	Date of completion of the search  19 January 1996	Ahs	alom, R
X : part Y : part doc A : tech O : pos	CATEGORY OF CITED DOCUME ticularly relevant if taken slone ticularly relevant if combined with an unsent of the same category background written disclosure remediate document	NTS T: theory or principl E: earlier patent do after the filing di	le underlying the coment, but publiste in the application or other reasons	invention ished on, nr